Black Box Model based Self Healing Solution for Stuck at Faults in Digital Circuits
نویسنده
چکیده
Received Jun 3, 2016 Revised Jun 12, 2017 Accepted Sep 11, 2017 The paper proposes a design strategy to retain the true nature of the output in the event of occurrence of stuck at faults at the interconnect levels of digital circuits. The procedure endeavours to design a combinational architecture which includes attributes to identify stuck at faults present in the intermediate lines and involves a healing mechanism to redress the same. The simulated fault injection procedure introduces both single as well as multiple stuck-at faults at the interconnect levels of a two level combinational circuit in accordance with the directives of a control signal. The inherent heal facility attached to the formulation enables to reach out the fault free output even in the presence of faults. The Modelsim based simulation results obtained for the Circuit Under Test [CUT] implemented using a Read Only Memory [ROM], proclaim the ability of the system to survive itself from the influence of faults. The comparison made with the traditional Triple Modular Redundancy [TMR] exhibits the superiority of the scheme in terms of fault coverage and area overhead.
منابع مشابه
FPGA Implementation of a Self Healing Strategy for Interconnect Faults in Digital Measurement Circuits
S. Meyyappan, V. Alamelumangai Abstract The paper attempts to evolve a design mechanism with a view to address the predictive occurrence of interconnect faults in digital measurements acquired through combinational circuits. The system inherits a facility to analyse the flow of signal at all intermediate levels to ensure the comprehensive fault tolerant status. The procedure avails the role of ...
متن کاملFault Classification for Self-checking Circuits Implemented in Fpga
This paper focuses on a fault classification problem for concurrent error detection circuits based on error detecting codes. The proposed fault classification differs from the common classification, where the faults are divided into two groups – the testable faults and the untestable faults. The faults are divided into four groups in our approach, by their impact to fault secure and self-testin...
متن کاملA Modular Reconfigurable Architecture for Efficient Fault Simulation in Digital Circuits
In this paper, we describe a modular reconfigurable architecture for efficient stuck-at fault simulation in digital circuits. The architecture is based on a Universal Faulty Gate Block, which models each 2-input gate by a 4-input Look-Up Table (LUT) and a Shift-Register (SR) with 3 stages, and relies on colapsing the stuck-at fault list of the gates using equivalence and dominance relations bet...
متن کاملLayout Level Design for Testability Strategy Applied to a CMOS Cell Library
The LLDFT rules used in this work allow to avoid some hard to detect faults or even undetectable faults on a cell library by modifying the cell layout whithout changing their behaviour and achieving a good level of reliability. These rules avoid some open faults or reduce their appearance probability. The main purpose has been to apply that set of LLBFT rules on the cells of the library designe...
متن کاملThe Realization-Independent Testing Based on the Black Box Fault Models
The design complexity of systems on a chip drives the need to reuse legacy or intellectual property cores, whose gate-level implementation details are unavailable. In this paper we consider the realization-independent testing and the impact of circuit realization on the fault coverage. We investigated two fault models (input-output pin pair fault and input-input-output pin triplet fault) that a...
متن کامل